


## Features

- 4 independent full-duplex channels
- 4x25.78125Gb/s electrical interface
- Hot pluggable QSFP28 MSA form factor
- Compliant to IEEE 802.3bm
- 100GBASE-PSM4
- Up to 2km reach for G.652 SMF
- Maximum power consumption 3.5W
- Single +3.3V power supply
- Operating case temperature: -5~70₀C
- 2km
- RoHS compliant

# Applications

- 100G Ethernet Links
- Infiniband QDR and DDR interconnects
- Datacenter and Enterprise networking

PART NUMBER	Monitor	INPUT/OUTPUT	SIGNAL DETECT	TEMPERATURE
CL-Q28-PSM4	Х	AC/AC	TTL	-5°C to 70 °C
CL-Q28-PSM4i	Х	AC/AC	TTL	-40°C to 85 °C





## **General Description**

This product is a parallel 100Gb/s Quad Small Form-factor Pluggable (QSFP28) optical module. It provides increased port density and total system cost savings. The QSFP28 full-duplex optical module offers 4 independent transmit and receive channels, each capable of 25Gb/s operation for an aggregate data rate of 100Gb/s on 2km of single mode fiber.

An optical fiber ribbon cable with an MTP/MPO connector can be plugged into the QSFP28 module receptacle. Proper alignment is ensured by the guide pins inside the receptacle. The cable usually cannot be twisted for proper channel to channel alignment. Electrical connection is achieved through an MSA-compliant 38-pin edge type connector.

The module operates with single +3.3V power supply. LVCMOS/LVTTL global control signals, such as Module Present, Reset, Interrupt and Low Power Mode, are available with the modules. A 2-wire serial interface is available to send and receive more complex control signals, and to receive digital diagnostic information. Individual channels can be addressed and unused channels can be shut down for maximum design flexibility.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP28 Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module can be managed through the I2C two-wire serial interface.

### **Functional Description**

This product is a QSFP28 parallel single mode optical transceiver with an MTP/MPO fiber ribbon connector. The transmitter module accepts electrical input signals compatible with Common Mode Logic (CML) levels. All input data signals are differential and internally terminated. The receiver module converts parallel optical input signals via a photo detector array into parallel electrical output signals. The receiver module outputs electrical signals are also voltage compatible with Common Mode Logic (CML) levels. All data signals are differential and arates up to 25Gb/s per channel. Figure 1 shows the functional block diagram of this product.

A single +3.3V power supply is required to power up the module. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. Per MSA the module offers 7 low speed

hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP28 modules on a single 2-wire interface bus – individual ModSelL lines for each QSFP28 module must be used.

Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP28 memory map.

The ResetL pin enables a complete module reset, returning module settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL (Interrupt) signal with the Data\_Not\_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.



Low Power Mode (LPMode) pin is used to set the maximum power consumption for the module in order to protect hosts that are not capable of cooling higher power modules, should such modules be accidentally inserted.

Module Present (ModPrsL) is a signal local to the host board which, in the absence of a module, is normally pulled up to the host Vcc. When a module is inserted into the connector, it completes the path to ground through a resistor on the host board and asserts the signal. ModPrsL then indicates a module is present by setting ModPrsL to a "Low" state.

Interrupt (IntL) is an output pin. Low indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to the Host Vcc voltage on the Host board.





Figure 1. Transceiver Block Diagram

### **Pin Assignment and Description**





Top Side Viewed from Top Bottom Side Viewed from Bottom

Figure 2. QSFP28 Transceiver Electrical Connector Layout

### **Pin Definition**

PIN	Logic	Symbol	Name/Description	Notes
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Ground	1
8	LVTLL-I	ModSelL	Module Select	
9	LVTLL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	



13GNDGroundImage: constraint of the symbol is and the symbo			-		
15CML-ORx3nReceiver Inverted Data Output16GNDGround117CML-ORx1pReceiver Non-Inverted Data Output18CML-ORx1nReceiver Inverted Data Output19GNDGround120GNDGround121CML-ORx2nReceiver Inverted Data Output122CML-ORx2pReceiver Inverted Data Output123GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround1127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt230Vcc1+3.3 V Power Supply transmitter231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Output34CML-ITx3pTransmitter Non-Inverted Data Input35GNDGround136CML-ITx1pTransmitter Inverted Data Output37CML-ITx1pTransmitter Inverted Data Output	13		GND	Ground	
16GNDGround117CML-ORx1pReceiver Non-Inverted Data Output18CML-ORx1nReceiver Inverted Data Output19GNDGround120GNDGround121CML-ORx2nReceiver Inverted Data Output122CML-ORx2pReceiver Non-Inverted Data Output123GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt229VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3pTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Inverted Data Output37CML-ITx1pTransmitter Inverted Data Output	14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
17CML-0Rx1pReceiver Non-Inverted Data Output18CML-0Rx1nReceiver Inverted Data Output19GNDGround120GNDRx2nReceiver Inverted Data Output21CML-0Rx2pReceiver Inverted Data Output22CML-0Rx2pReceiver Non-Inverted Data Output23GNDGround124CML-0Rx4pReceiver Inverted Data Output25CML-0Rx4pReceiver Inverted Data Output26GNDGround127LVTTL-0ModPrsLModule Present28LVTTL-0IntLInterrupt29Vcc1+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode32GNDGround133CML-ITx3pTransmitter Inverted Data Output34CML-ITx3pTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1pTransmitter Inverted Data Output	15	CML-O	Rx3n	Receiver Inverted Data Output	
18CML-ORx1nReceiver Inverted Data Output19GNDGround120GNDGround121CML-ORx2nReceiver Inverted Data Output122CML-ORx2pReceiver Non-Inverted Data Output123GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt230Vcc1+3.3 V Power Supply transmitter231LVTTL-ILPModeLow Power Mode133CML-ITx3pTransmitter Inverted Data Output134CML-ITx3pTransmitter Inverted Data Output135GNDGround1136CML-ITx1pTransmitter Inverted Data Output137CML-ITx1nTransmitter Inverted Data Output1	16		GND	Ground	1
19GNDGround120GNDGround121CML-ORx2nReceiver Inverted Data Output122CML-ORx2pReceiver Non-Inverted Data Output123GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt229VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode133CML-ITx3pTransmitter Inverted Data Output134CML-ITx1pTransmitter Non-Inverted Data Input135GNDGround1136CML-ITx1pTransmitter Inverted Data Output1	17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
19GNDGround-20GNDGround121CML-ORx2nReceiver Inverted Data Output122CML-ORx2pReceiver Non-Inverted Data Output123GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt229VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx1pTransmitter Non-Inverted Data Input35GNDGround137CML-ITx1pTransmitter Inverted Data Output	18	CML-O	Rx1n	Receiver Inverted Data Output	
20GNDGroundGround21CML-ORx2nReceiver Inverted Data Output22CML-ORx2pReceiver Non-Inverted Data Output23GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt230Vcc1+3.3 V Power Supply transmitter231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Inverted Data Output34CML-ITx1pTransmitter Non-Inverted Data Input35GNDGround136CML-ITx1pTransmitter Inverted Data Output	19		GND	Ground	1
22CML-ORx2pReceiver Non-Inverted Data Output23GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt230Vcc1+3.3 V Power Supply transmitter231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Inverted Data Output134CML-ITx1pTransmitter Inverted Data Output137CML-ITx1pTransmitter Inverted Data Output1	20		GND	Ground	1
23GNDGround124CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt229VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode133CML-ITx3pTransmitter Non-Inverted Data Input134CML-ITx1pTransmitter Non-Inverted Data Input136CML-ITx1pTransmitter Non-Inverted Data Input137CML-ITx1nTransmitter Inverted Data Output1	21	CML-O	Rx2n	Receiver Inverted Data Output	
23CHUCHOINCHOINCHOIN24CML-ORx4nReceiver Inverted Data Output125CML-ORx4pReceiver Non-Inverted Data Output126GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt229VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx1nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Inverted Data Output37CML-ITx1nTransmitter Inverted Data Output	22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
24CML-ORX4nReceiver Interfed Data Output25CML-ORx4pReceiver Non-Inverted Data Output26GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt129VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode32GNDGround133CML-ITx3pTransmitter Inverted Data Input34CML-ITx3nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	23		GND	Ground	1
26GNDGround127LVTTL-OModPrsLModule Present128LVTTL-OIntLInterrupt129VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode32GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	24	CML-O	Rx4n	Receiver Inverted Data Output	1
26GNDGround-27LVTTL-OModPrsLModule Present28LVTTL-OIntLInterrupt29VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode32GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3nGround135GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
28LVTTL-OIntLInterrupt29VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	26		GND	Ground	1
29VccTx+3.3 V Power Supply transmitter230Vcc1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	27	LVTTL-O	ModPrsL	Module Present	
25Vec1X13.3 V Towel Supply transmitter30Vec1+3.3 V Power Supply231LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	28	LVTTL-O	IntL	Interrupt	
30Veel+3.3 V Power SupplyP31LVTTL-ILPModeLow Power Mode132GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	29		VccTx	+3.3 V Power Supply transmitter	2
32GNDGround133CML-ITx3pTransmitter Non-Inverted Data Input34CML-ITx3nTransmitter Inverted Data Output35GNDGround136CML-ITx1pTransmitter Non-Inverted Data Input37CML-ITx1nTransmitter Inverted Data Output	30		Vcc1	+3.3 V Power Supply	2
32   GND   Ground   -     33   CML-I   Tx3p   Transmitter Non-Inverted Data Input     34   CML-I   Tx3n   Transmitter Inverted Data Output     35   GND   Ground   1     36   CML-I   Tx1p   Transmitter Inverted Data Input     37   CML-I   Tx1n   Transmitter Inverted Data Output	31	LVTTL-I	LPMode	Low Power Mode	
34 CML-I Tx3n Transmitter Inverted Data Output   35 GND Ground 1   36 CML-I Tx1p Transmitter Non-Inverted Data Input   37 CML-I Tx1n Transmitter Inverted Data Output	32		GND	Ground	1
35 GND Ground 1   36 CML-I Tx1p Transmitter Non-Inverted Data Input   37 CML-I Tx1n Transmitter Inverted Data Output	33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
35 GND Ground -   36 CML-I Tx1p Transmitter Non-Inverted Data Input   37 CML-I Tx1n Transmitter Inverted Data Output	34	CML-I	Tx3n	Transmitter Inverted Data Output	
37 CML-I Tx1n Transmitter Inverted Data Output	35		GND	Ground	1
	36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
38 GND Ground 1	37	CML-I	Tx1n	Transmitter Inverted Data Output	
	38		GND	Ground	1

#### Notes:

1. GND is the symbol for signal and supply (power) common for QSFP28 modules. All are common within the QSFP28 module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.

2. VccRx, Vcc1 and VccTx are the receiver and transmitter power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown in Figure 3 below. Vcc Rx, Vcc1 and VccTx may be internally connected within the QSFP28 transceiver module in any combination. The connector pins are each rated for a maximum current of 1000mA.



## **Recommended Power Supply Filter**




Figure 3. Recommended Power Supply Filter

# **Absolute Maximum Ratings**

It has to be noted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.

Parameter	Symbol	Min	Max	Units	Note
Storage Temperature	Ts	-40	85	°C	
Operating Case Temperature	Тор	0	70	°C	
Power Supply Voltage	V <sub>CC</sub>	-0.5	3.6	V	
Relative Humidity (non-condensation)	RH	0	85	%	
Damage Threshold, each Lane	TH <sub>d</sub>	4.5		dBm	



#### **Recommended Operating Conditions and Power Supply Requirements**

Parameter	Symbol	Min	Typical	Max	Units
Operating Case Temperature	Тор	0		70	°C
Power Supply Voltage	V <sub>CC</sub>	3.135	3.3	3.465	V
Data Rate, each Lane			25.78125		Gb/s
Control Input Voltage High		2		Vcc	V
Control Input Voltage Low		0		0.8	V
Link Distance with G.652	D	0.002		2	km

#### **Electrical Characteristics**

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Symbol	Min	Typical	Max	Units	Notes
Power Consumption				3.5	W	
Supply Current	Icc			1.1	Α	
Transceiver Power-on Initialization				2000	ms	1
	Transmi	itter (eac	ch Lane)			
Single Ended Input Voltage Tolerance (Note 2)		-0.3		4.0	V	
AC Common Mode Input Voltage Tolerance	0	15			mV	RMS
Differential Input Voltage Swing Threshold		50			mVpp	LOSA Threshold
Differential Input Voltage Swing	$V_{\text{in,pp}}$	190		700	mVpp	
Differential Input Impedance	$Z_{\text{in}}$	90	100	110	Ohm	
	Receiv	er (each	Lane)			
Single Ended Output Voltage		-0.3		4.0	V	Referred to signal common
AC Common Mode Output Voltage				7.5	mV	RMS
Differential Output Voltage Swing	Vout,pp	300		850	mVpp	
Differential Output Impedance	Zout	90	100	110	Ohm	

Notes:

1.Power-on Initialization Time is the time from when the power supply voltages reach and remain above the minimum recommended operating supply voltages to the time when the module is fully functional.



# **Optical Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Transmitt			<b>J</b> 1			
Center Wavelength	λς	1260	1310	1355	nm	
Side Mode Suppression Ratio	SMSR	30			dB	
Total Average Launch Power	P <sub>T</sub>			9.5	dBm	
Average Launch Power, each Lane	P <sub>AVG</sub>	-4.3		4.5	dBm	
Optical Modulation Amplitude, each Lane	Рома			4.5	dBm	1
Difference in Launch Power between any Two Lanes (OMA)	Ptx,diff			5	dB	
Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane		1.0	$\sum$		dBm	
TDP, each Lane	TDP		•	3.2	dB	
Extinction Ratio	ER	3.5			dB	
Relative Intensity Noise	RIN			-128	dB/Hz	
Optical Return Loss Tolerance	TOL	r		12	dB	
Transmitter Reflectance	R <sub>T</sub>			-12	dB	
Average Launch Power OFF Transmitter, each Lane	Poff			-30		
Eye Mask{X1, X2, X3, Y1, Y2, Y3}	Eye Mask{X1, X2, X3, Y1, Y2, Y3} {0.25, 0.4, 0.45, 0.25, 0.28, 0.4}					
Received	r					
Center Wavelength	λc	1260	1310	1355	nm	
Damage Threshold, each Lane	THd	4.5			dBm	2
Average Receive Power, each Lane		-9.0		3.5	dBm	
Receiver Reflectance	RR			-12	dB	
Receive Power (OMA), each Lane				4.5	dBm	
Receiver Sensitivity (OMA), each Lane	SEN			-9.0	dBm	
	Prx,diff			5.5	dB	
LOS Assert	LOSA	-24			dBm	
LOS De-assert	LOSD			-12	dBm	
LOS Hysteresis	LOSH	0.5			dB	
Receiver Electrical 3 dB upper Cutoff Frequency, each Lane	Fc			31	GHz	
Conditions of Stress Receiver	Sensitivity	Test (N	lote 5)			
Vertical Eye Closure Penalty, each Lane			1.8		dB	
Stressed Eye J2 Jitter, each Lane			0.3		UI	
Stressed Eye J9 Jitter, each Lane			0.47		UI	

Notes:

1. Even if the TDP<1dB, the OMA min must exceed the minimum value specified here.



2. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.

#### **Digital Diagnostic Functions**

The following digital diagnostic characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Symbol	Min	Max	Units	Notes
Temperature monitor absolute error	DMI_Temp	-3	3	degC	Over operating temperature range
Supply voltage monitor absolute error	DMI_VCC	-0.1	0.1	V	Over full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	1
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	Ch1~Ch4
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	1

Notes:

1. Due to measurement accuracy of different single mode fibers, there could be an additional +/-1 dB fluctuation, or a +/- 3 dB total accuracy.

## **Mechanical Dimensions**




Figure 4. Mechanical Outline



Attention: To minimize MPO connection induced reflections, an MPO receptacle with 8-degree angled end-face is utilized for this product. A female MPO connector with 8-degree end-face should be used with this product as illustrated in Figure 5.




Figure 5. Female MPO Connector with 8-degree End-face

### ESD

This transceiver is specified as ESD threshold 1KV for high speed data pins and 2KV for all others electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.



#### Laser Safety

This is a Class 1 Laser Product according to EN 60825-1:2014. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007). Caution--use of controls or adjustments or performance of procedures other than those specified herein may result

## Notice:

Carelink reserves the right to make changes or discontinue any optical link product or service identified in this publication, without notice, in order to improve design and/or performance.

Applications that are described herein for any of the optical link products are for illustrative purposes only. Carelink makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

aa